3. Maintenance and Repair

3.1 Required Measuring Equipment and Accessories

Item	o Designation, required specifications • Recommended R&S instrument	Type	Order No.	Use see section
1	o Signal generator, 1 MHz, 2 V/50 Ω • Signal Generator 15 Hz to 525 MHz	SMDU	249.3011...	3.2.1 to 3.2.4
2	o Attenuator set 0 to 100 dB/50 Ω • Programmable Attenuator	DPVP	214.8017.52	3.2.1 3.2.3
3	o RF millivoltmeter 10 kHz to 10 MHz; error < 1% • RF-DC Millivoltmeter	URV	216.3612.02	3.2.1
4	o 20-kHz signal generator with two output signals whose phase shift (-180° to $+180^{\circ}$) is adjustable with an error of < $\pm 0.1^{\circ}$			3.2.3
5	o Digital voltmeter			3.2.4
6	o 50-Ω termination			3.2.1 to 3.2.4
7	• Insertion adapter	ZPV-Z1	292.2713.50	3.2.1 to 3.2.4
8	• Feed unit	ZPV-Z2	292.2913.50	3.2.1 to 3.2.4
9	• Tuner 0.1 to 1000 MHz	ZPV-E2	292.0010.02	3.2.1 to 3.2.8
10	o Attenuator 40 dB; 50 Ω (N)			3.2.1

3.2 Checking the Rated Specifications

3.2.1 Indication Error of Magnitude Range

Test setup



1A, 1B = 50-Ω termination
2 = insertion adapter UPV-Z1
3 = feed unit ZPV-Z2
4 = attenuator set
5 = attenuator 40 dB; 50 Ω

Select on the ZPV-E2 the frequency range 1-2 MHz and on the ZPV the operating mode A, LIN. Connect instead of the termination 1A the probe of the RF millivoltmeter (50 Ω). Adjust for an attenuation of 0 dB on the attenuator set. Set the generator frequency to 1 MHz and the level according to the RF millivoltmeter to 80 mV. The value indicated on the ZPV must not differ more than stated in the Specifications. Exchange the probes of the ZPV, select the operating mode B, LIN. and determine the deviation in the same way as in channel A.

Re-establish the initial test setup. Connect the insertion adapter A via the attenuator 5; adjust for 2 V, 50 Ω on the signal generator and 20 dB on the attenuator set. Select the operating mode B, LOG.-REF. and store the reference value in the ZPV (button LEVEL REF. STORE). Vary the attenuation of the attenuator set between 0 dB and 90 dB in 10-dB steps. The indicated values must not differ from the rating (n x 10 dB) more than stated in the Specifications (taking into account the calibration curve of the attenuator set).

3.2.2 Crosstalk Attenuation

Test setup



1 = 50-Ω termination

2 = insertion adapter ZPV-Z1

3 = feed unit ZPV-Z2

Select on the ZPV-E2 the frequency range 1-2 MHz and on the ZPV the operating mode B/A, LOG.-REF. Set the generator frequency to 1 MHz and the output level to 2 V/50 Ω (corresponding to 1 V at the ZPV). Store the magnitude by pressing the button LEVEL REF. STORE. The indicated magnitude should now be 0 dB. Disconnect the insertion adapter with the probe B and connect the feed unit with a termination (50 Ω). If required, terminate also the insertion adapter B. The indicated magnitude corresponds to the crosstalk signal in channel B, referred to the amplitude of the signal in channel A. The crosstalk attenuation is then equal to the absolute value of the magnitude indication and must not be smaller than stated in the Specifications.

3.2.3 Error of Phase Indication

Test setup



Adjust the phase on the generator to 0° and store it on the ZPV. The indication should be 0°. Check the linearity in the entire range of indication from $+180^{\circ}$ to -180°.

Level dependence of phase indication

Test setup



1 = 50-Ω termination

2 = insertion adapter ZPV-Z1

3 = feed unit ZPV-Z2

Select on the ZPV-E2 the frequency range 1-2 MHz, set the transmitter frequency to 1 MHz and the level to ca. 1 V. Adjust 0 dB on the attenuator set and store the phase on the ZPV. The indication should be 0°. Increase the attenuation of the attenuator set in steps up to 90 dB. Taking into account the crosstalk attenuation and the variation of the electrical length of the attenuator set, the variation of the phase must not exceed the specified values.

3.2.4 Narrowband Sweeping

Test setup see 3.2.1

Set on the generator 1 MHz and ca. 0.6 V (1.2 V EMF). Select on the ZPV-E2 the frequency range 1-2 MHz and SWEEP. The output voltage at socket r 47 should be ca. 1 V (operating mode B/A). Reduce the output level of the signal generator (ca. 20 dB) until the ZPV signals that the minimum voltage in channel A is not reached. The variation of the voltage at socket 47 should not exceed 15%. Select the operating mode A or B. The analog voltage at socket 47 must then correspond to the measured value in channel A or B. Check also the function of button 3 (AMPL. STOP AUTORANGING).

Independent of the operating mode (A, B, B/A) the voltage +0.5 V ($+180^{\circ}$) to -0.5 V (-180°) proportional to the phase must be output at socket 48. In the other operating modes (SWEEP, OFF) the sockets are disconnected ($Z_{out} \rightarrow \infty$)

3.2.5 Basic Setting for Switching on AC Supply

Immediately after switching on the ZPV (button 18) the following instrument functions must be effective:

Operating mode vector measurement in channel A (A 26 lights),
dimension linear (LIN. 21 lights),
polar coordinates (r, 14 lights),
frequency and amplitude autoranging (4 and 6 do not light).

The readout panels 7 and 12 indicate the dimensions mV and angular degrees (BA).

3.2.6 Control of Analog Section

When performing the checks according to sections 3.2.1 to 3.2.4 the control of the analog section by the microcomputer is checked at the same time.

3.2.7 Operating and Indicating Elements

The instrument features 7 operating modes. In anyone mode only a limited number of pushbuttons can be actuated, the other buttons being inhibited. The possibilities for the individual operating modes are shown below. Checking can be made by hand (switch 2 set to LOCAL or COMB.) or, if the IEC-bus option ZPV-B1 is incorporated, by means of the desktop calculator (switch 2 set to COMB. or REMOTE). The dimensions as selected by means of the respective buttons must be indicated on the display panels 7 and 12.

a) Vector measurements in channel A (button 26, control character CA)

Function	Button	Control character
Dimension linear, absolute	21	LI
Dimension linear, relative	22	ZY
Dimension logarithmic, absolute	23	DB
Dimension logarithmic, relative	24	DR
Input of reference voltage	9	LS
Input of reference phase, group delay	11	PS
Reference value indication	19	C1/CØ
Filter	20	I1/IØ
Amplitude autoranging	3	M1/MØ
Frequency autoranging	5	Q1/QØ
Group-delay measurements	34 to 41	see Fig. 2-8

b) Vector measurements in channel B (button 25, control character CB)
see a)

c) Vector measurements, ratio B/A (button 27, control character BA)
see a)

d) s-parameters S11, S22 (button 32, control character S1)

Function	Button	Control character
Dimension linear, absolute	21	LI
Dimension linear, relative	22	ZY
Dimension logarithmic, absolute	23	DB
Reference input	10	PC
Directional coupler	31	R1/RØ
System impedance 50 Ω/75 Ω	29	05/07
Polar coordinates	15	RP
Cartesian coordinates	17	XY
Filter	20	I1/IØ
Amplitude autoranging	3	M1/MØ
Frequency autoranging	5	Q1/QØ

e) s-parameters S21, S12 (button 33, control character S2)
same as d), but without button 22.

f) Input impedance Z (button 30, control character Z1)
same as d), but without button 23.

g) Input admittance (button 28, control character Y1)
same as d), but without button 23.

The status selected in a particular operating mode remains stored when switching over to another operating mode and is restored when the original operating mode is selected again (see also section 2.3.1.2).

3.2.8 Calculator Routines

The calculator routines of the s-parameter measurement option ZPV-B2 and the group-delay measurement option ZPV-B3 are best checked with the aid of suitable test setups and some defined test items (e.g. short circuit, open circuit, termination, cable of known electrical length).

4. Circuit Description

4.1 Analog Section

The Vector Analyzer ZPV, in conjunction with the RF section, permits the measurement of the magnitude and the phase of two applied voltages in a wide frequency range. The instrument has two independent test inputs, to which the measured values can be applied and further processed. The measured values are evaluated at the fixed intermediate frequency of 20 kHz. This design features a high measuring sensitivity and phase measurement accuracy, but places exacting requirements on the frequency conversion with respect to linearity and delay in the entire frequency range. In order to meet these requirements, the ZPV is designed as an instrument with exchangeable RF sections (plug-ins).

The interface between the basic unit and the plug-in contains in addition to the necessary connections for the power supply and control of the plug-in also two independent IF inputs. This interface has also a connection for supplying the digital filter with the reference signal.

4.1.1 Amplitude Measurement

The IF signal of reference channel A is taken from the input (ST42.A4) directly to the PC board Y35, selectivity filter A, (see circuit diagram) 291.5319 S), where the signal, converted to the IF with correct phase and amplitude, is derived via the buffer stage R2-C2 and made available for monitoring purposes at the socket IF A on the rear panel.

In order to reduce the crosstalk between the reference channel A and the test channel B, the input of channel A is referred to the ground terminal of the IF input (ST42.A4). After filtering in the switch-selectable bandpass filter L1-C1 and buffering (B1) the signal is available at connector ST1.17a/b for phase and amplitude measurement.

The amplitude indication Y34 (see circuit diagram 291.5160 S) is a programmable AF millivoltmeter. The input can be electronically switched to reference channel A or test channel B. The necessary crosstalk attenuation of ca. 130 dB is obtained by the arrangement of the switching transistors T1 to T3 and T4 to

T6 and by suitable choice of levels (Fig. 4-3). Both input circuits are equipped with complementary transistors and can thus be controlled at a common point from the level converter B7.

The sensitivity is ca. 1 mV for full-scale deflection of 7.9 V and can be switch-selected in 10-dB steps up to 1 V for full-scale deflection. The two attenuator stages of 20 dB and 30 dB are designed as passive attenuator pads and are switched by T8 for 20 dB and T9 and T10 for 30 dB. A 10-dB switchover is already effected in the first amplifier stage B1 by T7. The necessary switching signal is processed by the level converter B7. The amplifier stages B1, B2, B3 are designed such that with automatic range selection by the microprocessor no dead times and delays occur. The coding of the TTL control signals for the channel and range selection can be taken from Table 4-4.

The 20-kHz IF signal from the output of B3 is applied to the full-wave rectifier B4, B5. The current of the negative halfwave is directly fed into B5. The positive halfwave is also fed into B5, but inverted by B4 and derived with double current. The main advantage of this rectifier is its good linearity and high slew rate. The other amplifier stages B6, used as active lowpass filters, provide for suppression of the spurious products of the rectification, permitting at the same time short transient response times. The DC offset can be adjusted with R32. R33 is intended for calibration of the amplitude. The analog signal is then routed via the electronic switch T1 and T2 in the selectivity filter A (Y35, circuit diagram 291.5319 S) together with the ground reference potential in order to avoid measuring errors. It is then applied to the D/A converter Y33.

The test signal of channel B is similarly processed as in the reference channel A in order to avoid any delay differences. The input signal of ST42.A1 is applied to the preamplifier B (Y24, circuit diagram 291.5219 S) and derived via the buffer stage R3-C1 for monitoring purposes. The signal is available at the socket IF B on the rear panel. The transistors T1, T2, T3, T4 form together with T11 and T12 in the digital filter (Y23, circuit diagram 291.5260 S) an electronic switch which is required for buffering the amplifier T11 to T16. Driving is made via T6 to T8.

T2 and T3 are through-connected for the voltage measuring ranges 0.3 mV to 1 mV; T1 and T4 remain inhibited. The signal is taken via the emitter follower T5 to the electronic switch T12 (Y23) and applied to the bandpass filter L1-C20 in the digital filter. The necessary isolation between the phase measuring branch and the amplitude measuring branch is provided by B4, which is used as impedance transformer and to whose output both measuring branches are connected. The amplifier B1, which is used as intermediate link and is switchable via B2, in the preamplifier B (Y24) provides for sufficient isolation of the amplitude measuring branch in the measuring ranges < 1 mV. R40 (Y24) is provided for compensating the tolerances between the two channels.

In the measurement ranges 100 µV and 30 µV the digital filter is cut in. The IF signal is now taken via the circuit C3-L1 and T1 and applied to the amplifier T11 to T16 (preamplifier Y24). At the same time T4 becomes conductive and T2 and T3 are inhibited in order to ensure sufficient isolation between the two branches. The output signal of the amplifier T11 to T16 is taken to the digital filter Y23. The operating principle of the digital filter is shown in Fig. 4-6. The input signal is applied via R and S to the storage capacitances C1 to C4. The switching frequency is identical with the frequency of the input signal. In this way the mean value of the applied voltage during a quarter period is formed at each capacitance. The fundamental wave is then derived again with the aid of the subsequent bandpass filter. The limit frequency f_T of the filter circuit and hence also the bandwidth of the digital filter with $B = 2 \times f_T$ are determined by the time constant R x C.



Fig. 4-6 Functional diagram of digital filter Y23

The switchover circuit is made up of T6 to T9 and a suitable drive (T1 to T5, B1, B2, B3). The transistors T3 and T4 form a multivibrator whose frequency is regulated by T2 to 160 kHz. This frequency is divided in B1 down to 20 kHz and the phase compared with the reference signal (T1). The voltage proportional to the phase deviation is filtered out at C1 and serves as control signal for the multivibrator T3, T4.

By logic operations, four successive pulses are generated which drive the switching transistors T6 to T9 (testpoints 9 to 12 and associated oscillograms in circuit diagram 291.5260 S).

A compensation network (R15, R16, C7, C12) is provided in order to suppress the crosstalk of the reference signal. The arrangement of the compensation network permits the generation of a voltage vector which has the same amplitude but opposite phase. The staircase signal from the digital filter is routed via the buffer stage T10 and T11 to the bandpass filter L1-C20, where the fundamental wave of the test signal is derived again. R24 permits exact calibration of the two measurement ranges 30 µV and 100 µV.

4.1.2 Phase Measurement

The phase meter consists of two identical channels, which convert the analog signal with variable amplitude and without phase distortion into a TTL signal. The phase information is then converted into an analog signal.
The amplitude of the test signal in each channel is kept constant by an AGC amplifier (Fig. 4-7).



Fig. 4-7 Block diagram of phase meter

The test signal amplified by T2 and T4 and filtered out in the bandpass filter L1-C9 (see circuit diagram 291.5360 S and 291.5460 S) is further amplified in the limiter A (B) by T1 and T2 (see circuit diagram 291.5419 S and 291.5519 S). The symmetrical signal is then rectified (GL1 to GL4) and filtered. The actual voltage value is compared with the rated value at the non-inverting input of B2. The resulting deviation is linearized by T3, processed by B2 and taken back to the amplifier A (B). An attenuator pad (R3, T1) ensures a dynamic range of the amplifier of 100 dB. The amplitude of the IF signal of amplifier A (B) is thus constant and free from harmonics within the dynamic range. Phase distortions due to shifting of the zero-axis crossing are thus largely eliminated. The subsequent comparator B1 in the limiter A (B) converts the sinewave input signal into a TTL signal for the phase indicator Y27.

The phase indicator (see circuit diagram 291.5060 S) consists in principle of a phase meter with subsequent lowpass filter, a phase reset circuit and a calibration circuit, which permits calibration of the phase meter without an external standard.

The phase meter is equipped with the flipflop B5, which is set by the signal in channel A and reset by the signal in channel B. The mark-to-space ratio of the output pulses and hence also the mean value of the voltage with constant pulse amplitude is then proportional to the phase difference between the voltages in the reference and test channels. The constant amplitude of 6 V of the pulses is ensured by the switching transistors T1 and T2 and the use of the constant reference voltage of the D/A converter. The active low-pass filter B7, B8 derives then the mean value of the output voltage from the phase meter.

The phase of the two voltages in the channels A and B is additionally evaluated with the gate B4. For the automatic phase resetting the symmetrical characteristic of the phase meter is used by an exclusive OR gate (Fig. 4-8). With a phase difference of more than $\pm 100^{\circ}$ the switching threshold of the Schmitt trigger B6 is reached and the logic state of the storage flipflop B5 is changed. B4 inverts the reference signal, this corresponding to a phase offset of $\pm 180^{\circ}$.



Fig. 4-8 Switching conditions of automatic phase resetting

The phase offset is then taken into in account in the built-in calculator when the phase value is output. In this way the otherwise negatively-sloped characteristic of the phase meter at a phase difference of $\pm 180^{\circ}$ and hence also the measuring inaccuracy is eliminated. In order to ensure proper functioning of the phase resetting and also for switchover from narrowband sweeping, the multivibrator T5, T6 delivers, if required, the missing reset pulses until the phase-proportional voltage at the input of the Schmitt trigger B6 reaches again the proper values.

The phase indicator Y27 permits in addition self-calibration of the phase meter, taking into account the error of the 180° phase offset. For this purpose the input B of the phase meter is supplied with the signal of channel A delayed by = 12.5 µs (Fig. 4-9). This delay corresponds to a phase shift of $\pm 90^{\circ}$, the polarity being dependent on the logic level at ST1.31b. As can be seen from Fig. 4-8, this phase shift is within the hysteresis of the phase resetting. Due to the forced switchover at ST1.17a it is then possible to cut in or out the 180° phase offset.



Fig. 4-9 Block diagram of self-calibration

The exact phase measure M and the phase offset O are determined from the four phase values and the corresponding analog voltages as follows:

$$M = \frac{|V_1 - V_2| + |V_3 - V_4|}{360} \frac{V}{\text{degree}}$$

$$O = \frac{|V_1 - V_2|}{M} \text{degree}$$

where

$V_1 = f_1$

$V_2 = f_2 = f_1 - O$

$V_3 = f_3 = -f_1 - O$

$V_4 = -f_1$

4.1.3 Narrowband Sweeping

In some cases a continuous display of the measured values, at least in a small frequency range, would be desirable, as is for instance required by crystal manufacturers or for measurement of narrowband filters. Such displays on the screen of an oscilloscope or in conjunction with an XY recorder are permitted by the operating mode SWEEP of the ZPV. A sweep rate of up to 300 MHz/s is possible with a sweep width corresponding to the holding range of the frequency synchronization.

Contrary to the other operating modes of the ZPV, in which the analog test values are digitized by the computer and output, the built-in computer monitors in the narrowband sweep mode the level in reference channel A. In this way accurate measurement without any additional adjustments is also possible in the SWEEP mode.

First condition for an accurate measurement is a constant signal at the input of the test item. In order to avoid exacting requirements on the signal generator used, the level at the input of the test item is measured in reference channel A and the value measured in channel B is corrected accordingly; the ratio of the two voltages is then formed.

The signal in reference channel A is further amplified in B1 on the PC board selectivity filter A (see circuit diagram 291.5319 S) and subsequently rectified by the operational rectifier B3. After filtering in the active lowpass filter B6 the measured DC voltage of the reference channel is applied to the multiplier B5. The measurement range of reference channel A is thus fixed to 0.03 to 0.3 V. At the same time, the voltage is taken via T2 to the computer. If the reference level leaves the particular range, a corresponding signal is delivered via the computer. The Zener diode GL3 ensures proper functioning of the instrument in the other operating modes.

The test signal of channel B is processed and measured like in the other operating modes of the ZPV (see section 4.1.1). With narrowband swept-frequency operation, the analog signal is applied via ST1.11a to the multiplier B5. The voltage ratio between channels A and B is formed and as analog voltage brought out via the switching transistor T4 at the socket r SWEEP on the rear panel of the set. Since the measurement range B can be switch-selected in 10-dB steps, swept-frequency measurements are possible in the entire dynamic range with a reference level of 0.03 to 0.3 V. The reference value 1 lies within the measurement range B = 0.1 to 0.3.

In addition to the possibility of forming the ratio B/A, a swept display of the values measured in channel B or A is also possible by switching off the voltage measurement in channel A by T3. The reference voltage REF. 1 routed via ST1.7a is used as reference potential. Switchover of the function is effected via the level converter B4 by applying a logic 1 to ST1.1b.

B4 also processes the signal required for switching the phase indicator Y27 (see circuit diagram 291.5060 S). When selecting the SWEEP mode, the phase is automatically output in analog form at the socket φ SWEEP on the rear

panel. The phase-proportional voltage is processed without phase resetting as used in point-for-point measurements. The phase resetting is disabled by applying the logic level 0 to B5.1 via R11. The amplitude of the phase-proportional voltage is reduced in B6 to ±0.5 V for full-scale deflection (±180°) and taken via the switching transistor T3 and R41 to the socket ℘ SWEEP. The output impedance is fixed at 100 Ω by R41.

4.1.4 Power Supply

The power supply Y2 (see circuit diagram 291.6015 S) is a self-contained module which is accommodated on the rear panel of the basic unit ZPV. Since the rear panel can be removed, measuring and checking the power supply is easy. The power supply is connected with the basic unit by means of two flat cables which are plugged into the motherboard and are part of the power supply. The power supply contains six supply units, which supply the ZPV basic unit and the plug-in with ±5 V, +12 V, ±15 V, ±20 V and +120 V.

The supply units for ±20 V and +12 V are of conventional design with fixed voltage regulators B1, B2, B3. R14 and R17 provide for exact setting of +20 V and -20 V. All three units have an internal current limiting and thermal overload protection and are therefore short-circuit-proof. Due to their low current load, the supply voltages of ±15 V are derived from ±20 V via the Zener diodes GL6 and GL9.

The +120-V unit is intended for the supply of the pulse generator in the tuner plug-in. The +20-V supply is used as reference voltage source. The amplifier T2, T3 is supplied from the -20-V unit. The overload protection of the series regulator T1 is ensured by the current limiting R2, GL2, GL3 and an additional fuse SI2.

The +5-V supply is a separate subassembly. The arrangement of the series regulator T4 permits driving into the saturation region of the collector-emitter voltage, thus ensuring less leakage power in the regulator. The -5-V supply with the fixed voltage regulator is used as reference voltage source. The deviation of the actual value from the rated value is amplified in B4 and via T5 applied to T4.

The voltage at R29, which is proportional to the current load, is compensated by the bias voltage at R27. In case of overload the sum of the voltages at R29 and at R27 becomes < 0. As a result the amplifier B4 takes over the driving via GL18 and adjusts for a smaller value of the output voltage. Thus

the bias voltage at R27 becomes smaller and also the maximum short-circuit current, which means a foldback current characteristics (Fig. 4-10).



Fig. 4-10 Current characteristic of the +5-V supply

In order to keep the source impedance of the power supply small, separate sensor lines for measuring the +5-V voltage and the ground potential are brought out at BU15.11 and .1. The resistors R30 and R11 provide for a defined potential on the sensor lines for the case that the power supply should not be properly connected. The diodes GL17, GL21, GL7 and GL8 provide for a protection against overvoltage at the outputs of the power supply.

In addition to the analog and digital subassemblies of the ZPV the power supply also supplies the three-phase generator M01 of the blower. The power supply is designed for all usual AC supply voltages, which can be selected by means of the voltage selector on the rear panel of the ZPV. AC supply frequencies between 47 Hz and 420 Hz are permissible. A filter incorporated in the power cable provides for suppression of mains noise.

4.2 Digital Section

As can be seen from Fig. 4-1 in the appendix, the analog section of the ZPV is controlled by the digital section. The block diagram shows the internal structure of the digital section. The individual blocks represent the PC boards or subassemblies. The connecting lines within the digital section represent address bus, data bus and control lines.



Fig. 4-11 Block diagram of digital section

The main part of the digital section is the PC board carrying the microcomputer. The memory board is used for extending the program register (e.g. with options, plug-ins etc.). The front panel with pushbuttons and readouts serves for operation of the set and indication of the test results. The IEC-bus interface board (option ZPV-B1) enables remote control according to IEC standards. On the D/A converter board both digital values are converted into analog values (analog voltage outputs, tendency indication control) and analog values into digital values (test voltages). The connection between computer board and plug-in provides for the information about the synchronizing state and the possibility of automatic frequency range selection. The connection to the analog section of the basic unit is required for channel selection, automatic amplitude range selection, phase calibration, etc.

4.2.1 Computer Board Y21

See circuit diagram 291.4812 S

The microcomputer proper of the ZPV is accommodated on this PC board. The block diagram below shows the simplified design.

The heart of the microcomputer is the microprocessor, which mainly consists of the two-phase clock pulse generator B1, the central processing unit B3, the bus control module B6 and the address buffers B4 and B5. The program

commands and fixed information required for the microprocessor are available in ROMs B11 to B14. The decoder B10 in conjunction with the gates B7 and B2 serves for selecting the individual ROMs. The ROM capacity is 4 kbytes.

Variable data and return addresses are stored by the microcomputer in the RAMs B16 and B17. The inverter B2 and gate B15 provide for the selection of these RAMs. The available RAM capacity is 1 kbyte.



Fig. 4-12 Block diagram of computer board

An interrupt logic combines the three interrupt requests: keyboard interrupt, LACS and TACS (B7, B8, B9). Only one interrupt level is used (interrupt 7). The keyboard interrupt signal is emitted by the keyboard as soon as one button is pressed and sets the flipflop B9, whose output addresses the central processing unit and interrupts via B7 and B8 the keyboard clock signal, thus stabilizing the status. After processing of the interrupt the flipflop is reset and hence free for new interrupts.

The signals LACS and TACS come from the IEC interface board and mean a listener or a talker interrupt. The flipflop B9 is set and the central processing unit is addressed by the timing of signal SP15 and B7. A listener interrupt is stabilized by DAC via B8. After recognition of the cause of interrupt the flipflop is reset again and is free for a new interrupt.

The input/output module B23 is mainly used for controlling the analog section. In addition, it also controls the two monoflops B24, which are used for generating delays. The input/output module is selected by the input/output

decoder B20, B21, B22 like the other input/output modules on other sub-assemblies.
Parts of the address bus, the data bus and certain control lines are connected with the basic unit via the connector strips.

4.2.2 Memory Board Y32

See circuit diagram 291.5719 S

The memory board serves for extending the ROM memory on the computer board. Space is provided for 6 ROM modules which permit a total memory capacity of up to 16 kbyte. The decoder B1 serves for selecting the individual ROMs.

4.2.3 Front Panel Y1

See circuit diagram 291.4112 S

The front panel consists of the readout panel and the keyboard.
The following block diagram shows the individual functional groups.



Fig. 4-13 Block diagram of front panel

All functional units, with the exception of the tendency indication, are connected to the address bus, the data bus and the input/output selection lines of the microcomputer. The keyboard operates with independent interrogation of the pushbuttons. The counter B43 is continuously switched by the keyboard clock signal. A level of 0 V is present only at one output line of the decoder B42 which is connected to B43. If a button is depressed, the 0 V-level is switched to one of the inputs of the B44. Consequently the counter disable line goes to +5 V and inhibits via the computer board the keyboard clock signal. After a certain delay the keyboard interrupt signal

appears also and causes an interruption of the current computer program. The microcomputer reads in the gates B33, B34 and determines the depressed button. After releasing the button, the interrogation of the buttons is continued. The counter combination 15, which is not used for the pushbuttons, enables on the computer board an interruption by the IEC bus interface.

The flipflops B31, B41, B45 with the subsequent decoders B40, B50, B51, B52, B53 and the transistor array B46 drive the lamps in the luminous buttons as well as the LEDs GL4 to GL7. The selection for the data transfer to the individual flipflops is made via the decoder B32.

The hexadecimal components B2, B3, B4, B5 provide for the digital readout of the lefthand indication panel and B12, B13, B14, B15 for that of the righthand indication panel. The polarity signs of these digital readouts are produced by the overflow indicators B1 and B11. The sign and the decimal point of the lefthand digital readout are controlled via the flipflop B19, that of the righthand digital readout via the flipflop B21. The flipflop B211 provides for blanking of both digital readouts. The selection for the data transfer to the digital readouts and of the associated flipflops is made by the decoder B9.

The alphanumeric 5-by-7 dot matrices B6, B7, B8 are used for dimension indication of the lefthand readout and B16, B17, B18 for that of the right-hand readout. One column of the left and one of the right dimension indication is unblanked simultaneously with the contents of the RAMs B37, B47, B38 and B48. The column counter B54 in conjunction with its clock pulse generator B36 switches the RAM addresses synchronous with the column decoders B39 and B49. This is an automatic process. If the dimension changes, the microcomputer switches via the alpha write enable signal its address bus via the program switch to the address bus of these RAMs and resets at the same time the column counter. The new dimension pattern can be loaded in conjunction with the selection lines alpha output right and alpha output left.

The LED rows B26, B27 and B28, B29 enable quasi-analog display of the left-hand and the righthand readouts. Driving via B20 and B22 is purely analog by the reference voltage and the control voltages tendency left and tendency right from the D/A converter board.

4.2.4 D/A Converter Y32

See circuit diagram 291.5119 S

The D/A converter board serves both for converting digital into analog values and analog into digital values.

The core of this converter is the 12-bit D/A converter B2. It is driven by the microcomputer via the input/output module B1. Via its output amplifier T9, T10 it can quickly charge the capacitors C7 to C12, which are connected via one of the FET switches T3 to T8, to a certain voltage.

These voltages are then available via high-impedance emitter followers for digital output on the rear panel (X, r; Y, φ), for controlling the tendency indication (tendency left, tendency right) and for the deviation control output CONTR. ΔF on the rear panel (deviation control, ν).

The quad comparator B16 affords the comparison of analog voltages. Thus the voltage of the D/A converter can be compared with that of the A/D converter (from the socket ADC on the rear panel), with the voltage A, B (from the amplitude indication), with the voltage φ (from the phase meter) and with the output voltage of B15. By systematic comparison the microprocessor can thus approximate in 12 steps the voltage under observation and determine its digital value.

For increasing the resolution in the phase and group delay measurement the phase voltage at B8 can be compensated by a voltage at B9 and the difference amplified by B15 can be measured.

B17 buffers the two reference voltage outputs REF. 1 for the phase meter and REF. 2 for the tendency indication.

4.2.5 IEC Interface (Option ZPV-B1)

See circuit diagram 292.3632 S

The IEC interface board provides the ZPV with the interface functions SH1, AH1, T6, TE6, L4, SR1, DC1, DT1, RLØ, PPØ, CØ which comply with DIN-IEC 66.22 (IEEE 488). This PC board acts as data coupler between the external data bus DI/01 to DI/08 and the ZPV data bus DB0 to DB7. The IEC interface board performs pure interface functions such as handshake, addressing, unaddressing and last character coding completely independent, i.e. without any involvement of the microcomputer of the ZPV. This is shown in the following block diagram.



Fig. 4-14 Block diagram IEC-Interface

The lines of the IEC bus aue terminated by the resistor networks R1 to R4, R6, R9 and R10. Depending on the function, either input buffers (B9, B2, B13) or line drivers (B1, B3, B4) are connected to the lines used. A switching network with the field-programmable logic array (FPLA) B14, the memory module B17 and the inverter B16 provides for proper operational sequence of the listener and talker handshake (DAV, NRFD, NDAC, ATN, IFC as well as LADS, TADS, LOCAL and DAC), addressing, unaddressing and interrupt request of the microcomputer of the ZPV. The output 1Q of B17 stores the address status of the listener, whereas output 3Q stores the address status of the talker. The output 2Q of B17 stores the asynchronous IFC signal. This stored IFC signal is read in by the microcomputer (IEC-IN) prior to each data output and is erased again with the data output signal IEC-OUT. The output 4Q stores the active status of the talker, emits via the TACS signal an interupt request to the microcomputer and controls at the same time the bus drivers B3 and B4. Upon an interrupt request by TACS the microcomputer only applies the data byte just to be output to the output modules B7, B8. If the microcomputer is to accept data, addressed commands, universal commands or secondary talker addresses, it will receive an interrupt request via the LACS signal, whereupon it will in turn inhibit the handshake via the DAC signal until such information is accepted by the input modules B10 and B11.

Switch S1 and comparator B12 serve for setting and identifying the device address. The relation between the switch positions and the set device address is shown in Table 2-5.

The switches S2.1 to S2.4, the switching module B5 and the NAND gate B13 serve for setting, output and identification af the last character of a talk process. The relation between the switch positions and the set last character is shown in Table 2-6.

By closing the switch S2.6 the service request (SRQ) to the IEC bus can be disconnected.

5. Repair Instructions

5.1 Required Measuring Equipment and Accessories

Item	o Designation, required specifications • Recommended R&S instrument	Type	Order No.
1	o Signal generator, 18 to 22 kHz, 1 to 2 MHz 1 V/50 Ω • Universal Signal Generator, 15 Hz to 525 MHz • Decade Frequency Generator, 10 kHz to 1000 MHz	 SMDU SMDS	 249.3011... 154.8723.52
2	o Frequency meter, 18 to 22 kHz (not required with SMDS), minimum sensitivity 100 mV • Frequency meter of the SMDU (see Item 1)		
3	o Pulse generator, 20 to 200 Hz, 0 to +5 V		
4	o Digital voltmeter, 1 mV to 1 V; 0 to > 20 kHz, error < 0.5%		
5	o Attenuator set, 0 to 80 dB/50 Ω, error < 0.02 dB • Programmable Attenuator	 DPVP	 214.8017.52
6	o Oscilloscope, 0 to 10 MHz, vert. 1 mV/cm, hor. 0.5 µs to 20 ms		
7	o 20-kHz generator with two output signals whose phase shift (-180^{o} to $+180^{o}$) is adjustable with an error of < $\pm 0.1^{o}$		
8	• Tuner plug-in, 0.1 to 1000 MHz	ZPV-E2	292.0010.02
9	o Termination 50 Ω		
10	o Selective millivoltmeter, 10 Hz to 40 kHz • Wave Analyzer	 FAT 2	 100.8690...
11	o DC ammeter, 0 to 10 A, error ≤ 2%		
12	o Load resistors, see section 5.2.1		

5.2 Adjustments

The location of the subassemblies and the adjusting elements is shown in Fig. 5-1.

5.2.1 Power Supply

See circuit diagram 291.6015 S

Set the voltage selector to the local AC supply (220 V). Connect the cables to the motherboard. Connect a load resistor of 270 Ω between ST14.3 (+15 V) and ST15.3 - 8 (ground) and one between ST14.5 (-15 V) and ST15.3 - 8. Load ST14.1 (+20 V) and ST14.8 (-20 V) with 43 Ω and ST14.9 (+120 V) with 8 kΩ referred to ground (ST15.3 - 8).

Adjust the voltage at ST14.1 with R14 in the power supply to +20 V ±0.01 V. Adjust the voltage at ST14.8 with R17 in the power supply to -20 V ±0.01 V. The hum voltage should not exceed 10 mV_{pp}. The voltage at ST14.3 should amount to +15 V ±0.3 V, at ST14.5 -15 V ±0.3 V and at ST14.9 +120 V ±0.5 V. In the case of deviations > ±0.5 V from 120 V, correct by means of R6 or R7. Load the +12-V power supply (ST14.15) with 24 Ω. The voltage should amount to +12 V ±0.6 V. The voltage at ST14.12, loaded with 16 Ω, should amount to +16 V ±2 V. When increasing the loads at the +12-V, +20-V and -20-V outputs, the maximum currents should not exceed 1 A.

Load the -5-V supply unit (ST15.9) with 11 Ω and the +5-V supply unit (ST15.13 to 16) with 1.1 Ω. The voltage at ST15.9 should amount to -5 V ±0.25 V and at ST15.13 to +5 V ±0.3 V. Increase the load of the +5-V supply measuring at the same time the maximum current, which should not exceed 7 A The short-circuit current should not be smaller than 100 mA. Should the current exceed 7 A, check the input offset voltage of the amplifier B4 (for functioning of the current limiting circuit see section 4.1.3). Increase the load of the -5-V supply and measure the maximum current, which should not exceed ca. 0.8 A. Should the +5-V voltage be dependent on the load, check the +5-V sensor line (BU15.11). Should the other supply units be also dependent on the load of the +5-V voltage, check the 0-V sensor line (BU15.1).

Finally check the sense of rotation of the built-in blower M01. The air must be sucked in through the filter on the rear panel and blown into the basic unit ZPV. If necessary, two of the connections on the blower motor must be interchanged. Check the power supply also at the other AC supply voltages with the voltage selector set to the respective positions.

5.2.2 IF Section, Amplitude Measurement Branch

See circuit diagrams: 291.5319 S - selectivity filter A Y35
291.5219 S - preamplifier B Y24
291.5260 S - digital filter Y23
291.5160 S - amplitude indication Y34

Test setup:



Apply the 20-kHz ±5 Hz signal from the signal generator with an amplitude of 100 mV to the IF inputs of the basic unit of the ZPV (BU42.A1/A4). For this adjustment of the basic unit without tuner connect the contacts 4 and 6 of socket BU42 (circuit diagram 291.4012 S) with a 560-Ω resistor to simulate the presence of the tuner for the calculator. Should the digital section of the ZPV be operative, select the operating mode A, LIN. Otherwise make sure that the operating mode A and the voltage measurement range 100 mV are switched on (see Table 4-4); bandwidth = 2 kHz (Table 4-5). Connect the oscilloscope to BU35.17a/b (Y35, selectivity filter A). Adjust with L1 for maximum voltage. Connect the DC voltmeter to BU34.3a (Y34, amplitude indication). Adjust the input signal to 0 V and adjust R32 (Y34) for 0 V at the output (BU34.3a). Set the input voltage to 100 mV and set with R33 (Y34) the output DC voltage to 7.9 V in the measurement range 100 mV. Connect the DC voltmeter to BU35.10a and check the two measured values (0 V and 7.9 V); repeat, if necessary, the adjustment of R33, R32 (7.9 V correspond to an indication of 100). Select mode B, measurement range 100 mV. Adjust with L1 (Y23, digital filter) for maximum voltage. Adjust with R40 (Y24, preamplifier B) for the same sensitivity at 100 mV as in channel A.

Disconnect the signal in channel A. Terminate channel A with 50 Ω. Connect channel B via a terminated attenuator set with the signal generator. Adjust the amplitude from the signal generator, reading from the digital voltmeter. Increase the attenuation of the attenuator set in 10-dB steps, switching over

at the same time the amplitude measurement ranges of the ZPV and monitoring the DC voltage at the analog output BU35.10a. The deviations should not be greater than stated in the Specifications. Take into account the calibration curve of the attenuator set.

Adjust the input signal in channel B to 1 V (attenuator set 0 dB), measurement range 1 V. Supply channel A with a signal of ca. 0.5 mV and a frequency displaced by ca. 100 Hz (= Δf) referred to channel B. Select the measuring mode A and the measurement range A = 1 mV. Connect a selective millivoltmeter to the analog output BU35.10a. The superimposed AC voltage with the frequency Δf should not be greater than 16 mV, corresponding to a crosstalk attenuation of 120 dB min.

Exchange the IF inputs. Select the measuring mode B and the measurement range B = 1 mV and measure the crosstalk attenuation as in channel A.

Check finally whether the same signal is present at the IF outputs as at the IF inputs (Z_{out} = 1 kΩ).

5.2.3 Phase Measurement Branch

Test setup as in section 5.2.2

Adjust the level in both channels to approximately 100 mV, measurement range 1 V. Connect the DC voltmeter to BU36.17a/b. Adjust L1 in the amplifier A (Y36) such that the negative DC voltage at BU36.17a/b reaches its minimum. Connect a selective millivoltmeter to BU37.6a/b and adjust L1 in the limiter A (Y37) for optimum suppression of the 40-kHz signal. Adjust the amplifier B (Y25, BU25) and the limiter B (Y26, BU26) in the same way as the amplifier and limiter A. The signal amplitude at the output of the amplifier A (B) should be ca. 1000 mV_{pp} and hardly vary over a dynamic range of 1 V to < 100 μV.

Replace the 20-kHz signal generator by a 20-kHz generator with two output signals which can be shifted in phase. Connect a DC voltmeter to the analog output of the phase indication (BU27.4b). (For this purpose the D/A converter Y33 must be synchronized and the reference voltage of 6.3 V be available at BU27.4.) The DC voltage at BU27.7b should be +5 V $\pm$20 mV for a phase difference of 0°. Minor deviations can be removed by fine adjustment of one of the filters in amplifier A (B).

5.2.3.1 Phase Indication

See circuit diagram 291.5060 S

Test setup:



Remove the computer board Y21. Connect BU27.32a with ground potential (logic level 0). The undelayed signal of channel B is thus disconnected (BU27.26a) and the signal delayed by 12.5 µs by B1 applied to B5.13. Check with the oscilloscope at B5.13 whether the switching circuit functions properly. A variation of the phase position of the input signals must not cause a change of the phase relationships at B4.8 and B4.11. Adjust the time delay in B4 to 12.5 ± 1 µs by suitable selection of the capacitance C4.

Connect the oscilloscope to BU27.21a. The pulse duty factor should be ca. 4:1. Apply logic 0 to BU27.31b. The pulse duty factor should be switched to ca. 4:3. The voltage at BU27.18b should in both cases amount to ca. +4 V. Connect the oscilloscope to BU27.11b and apply logic 0 to BU42.23. The pulse duty factor of the signal at BU27.11b should be similarly switchable as at BU27.31b. Connect the pulse generator to BU27.17a. Adjust the pulse amplitude to +5 V, the frequency to ca. 100 Hz and a pulse duty factor of 10:9. A squarewave signal with half the pulse frequency should be present at BU27.30a (180° bit).

Disconnect BU27.23a from ground and apply logic 0 to BU27.17a. The 180° bit (BU27.30a) must now be periodically set and reset with a frequency of ca. 1 kHz.

Remove all additional connections. Vary the phase of the input signal in the range -180° to 0° to +180°. The analog voltage at BU27.4b should accordingly reach, but not exceed, the following values: $V > 0$ and ≤ 10 V. The dependence of the analog output voltage V_φ and the 180° bit on the phase is shown in Fig. 4-8 (section 4.1.2).

5.2.4 Narrowband Sweeping

See circuit diagrams: 291.5319 S - selectivity filter A Y35
291.5060 S - phase indication Y27

Test setup:



Swept-frequency
attenuator

The swept-frequency attenuator is not required with signal generators which permit a periodic variation of the amplitude in a range of ca. 20 dB.

Select the operating mode SWEEP, B/A by applying logic 0 to BU35.2a and BU35.1b. Adjust the amplitude in channel A such that the DC voltage at BU35.14b reaches +4 V, corresponding to about 300 mV at the IF input A.

Select the operating mode B and the measurement range B = 1 V (see Table 4-4). Connect the oscilloscope to BU35.14a. Adjust the DC voltage with R41 (Y35) to 0 V. Vary the amplitude of the input signal in the range 0 to -20 dB, referred to the initial setting. Adjust the AC output voltage with R35 for minimum. Select the operating mode A and the measurement range A = 300 mV. The output voltage should be ca. 1 V. Vary the amplitude of channel A in the range 0 to -20 dB and adjust R44 for minimum variation of the output voltage. Repeat the adjustment (R44, R41, R35) if required. At the socket r on the rear panel of the ZPV ca. 20% of the voltage at BU35.14a should be present (Z_{out} = 1 kΩ). The suppression of the variations of the input reference level at socket r is typically -40 dB. Apply logic level 1 to BU35.1b. At BU35.14a and at socket r on the rear panel the swept-frequency representation of the input signal should now be present, without voltage ratio. The measured quantity is determined by the operating mode (A or B). With calculator-controlled ZPV, the B signal must be switched over accordingly for the adjustment.
Feed two 20-kHz signals shifted in phase into channel A and B. The voltage proportional to the phase must be present at T3 (Y27) and at socket on the rear panel with an amplitude of ±0.5 V/±180°.

5.2.5 Digital Filter

See circuit diagram 291.5260 S

Test setup 1



Connect the oscilloscope to BU23.7b, the SYNC. input to BU23.1a. Select on the ZPV basic unit the local frequency control mode, operating mode B and measurement range B = 100 µV. Select on the ZPV-E2 plug-in the frequency range 600 to 100 MHz. The attenuation of the attenuator set is 60 dB. Adjust the output level of the signal generator to 200 mV and vary the frequency between ca. 19 and 21 kHz. The signal at BU23.7b must be synchronous with that at BU23.1a in a frequency range of at least 20 kHz ±500 Hz. If necessary, correct R3 (digital filter Y23). Set the signal generator frequency to ca. 1 MHz, with a level of 100 mV. Select the frequency range 1 - 2 MHz on the ZPV-E2 plug-in. Adjust with R24 on the digital voltmeter (BU35.10a) the same measured value for the measurement range B = 100 µV with an attenuation of 60 dB and for the measurement range B = 1 mV with an attenuation of 40 dB.

Separate the connection K59-BU24.1a (input of the preamplifier B) and connect the oscilloscope to BU23.31b. Adjust with R15 and R16 (Y23) for minimum crosstalk signal. The lamp UNSYNC. on the ZPV-E2 must not light. Re-establish the connection at BU24.1a and check the calibration of the measurement ranges 30 µV and 100 µV, taking into account the error of the attenuator set. The instrument must comply with the requirements in the Specifications.

Test setup 2



1 = feed unit ZPV-Z2

2 = insertion adapter ZPV-Z1

3 = 50-Ω termination

4 = attenuator 40 dB/50 Ω

Adjust the signal generator frequency in test setup 2 to 1 MHz and the level to ca. 200 mV. Select the frequency range 1 - 2 MHz on the ZPV-E2 plug-in and the measuring mode B/A on the ZPV basic unit. Store the indicated phase (button φ , τ REF. STORE). Adjust the output level from the signal generator according to the magnitude indication of the ZPV to ca. 70 to 80 µV. Adjust L1 in the amplifier B (Y25) such that the phase indication is smaller than $\pm 0.1^{\circ}$.

5.3 Trouble Shooting in the Digital Section

See circuit diagram 291.4812 S - computer board Y21

5.3.1 General

Since the microcomputer is involved in all digital operations of the instrument, trouble shooting appears almost impossible without knowing the complex program flow. The following hints can however be given:

- The functioning of the 2-MHz clock pulse generator on the computer board is an essential condition for the functioning of the microcomputer (check $\phi 1$ and $\phi 2$ at B1).
- If the central processing unit B3 on the computer board is operative, the SYNC signal appears at B3.18, which consists of one pulse per 4 to 5 clock pulses (check SYNC signal).

- All information from and to the central processing unit flows via the 8-bit data bus. Short circuits or interruptions of the data lines may lead to a behaviour of the microcomputer which appears completely senseless (check the data bus for short circuits and interruptions).
- From where and to where the information flows is also determined via the 16-bit address bus (not fully utilized). Short circuits and interruptions of the address lines may also lead to a meaningless behaviour of the microcomputer (check the address bus for short circuits and interruptions).
- The control lines of the bus controller B6 generate in conjunction with the address lines in the various selection decoders the write, read, input and output pulses for the individual memory and input/output modules. The absence of these selection pulses may also lead to a meaningless behaviour of the microcomputer (check selection pulses).

5.3.2 Signature Analysis

Signature analysis is a completely new method for trouble-shooting in digital systems.

Detection and analysis of digital signatures in digital systems is comparable to measurement and analysis of analog voltages in analog systems.





When the input signals of a component are correct but not the output signals, the component is either defective, it is too heavily loaded (e.g. shortcircuit) at its output, or the test point is not connected to the output of the component (e.g. interruption). If, for instance, a circuit diagram or corresponding tables with digital signatures are available, errors can be located even at component level.

The ZPV is designed to permit signature analysis. Using, for example, the attractively priced Signature Analyzer HP5004A the technique represents a new tool for rapid and accurate instrument servicing and trouble-shooting.

The tests made on the ZPV can be divided into two phases. In the first phase mainly the ROM content as well as the address and data busses are checked.

The second phase, which is based on the first, serves for checking the entire digital section with the aid of a test program included in the ROM.

5.3.2.1 Checking the ROM Content and the Address and Data Busses

5.3.2.1.1 Purpose

This test is carried out to ensure that the microprocessor proper (B1, B3, B6), the address bus drivers (B4, B5), the address bus between computer board and memory board, the ROM selection decoders (B10 on computer board and B1 on memory board), the program memories (B11, B13 Opt. B14 Opt. on the computer board and B2 to B7 on the memory board) as well as the data bus between computer board and memory board function properly.

5.3.2.1.2 Preparation

a) Switch off ZPV; fix computer board to extension boards; insert sockets BU4 to BU11 such that contacts 2 and 3 of ST4 to ST11 are connected (links at the bottom); switch on ZPV.

b) Check START/STOP signal 1 at ST12.1 and ST12.2 with an oscilloscope.



c) Check CLOCK signal 1 at ST12.3 with an oscilloscope.



d) Connect signature analyzer to ST12 and ST14



e) Setting of signature analyzer

START: ⌐_ STOP: _⌐ CLOCK: ⌐_

5.3.2.1.3 Checking the Total ROM Content

The signatures given in table 5-1 can be measured at ST4.1 to ST11.1 on the computer board. If the measured signatures and those in the table are identical proceed to the second test phase. If this is not the case start error shooting as described under section 5.3.2.1.4.

5.3.2.1.4 Trouble-shooting in the ROM Range

If an error is found in the ROM section (section 5.3.2.1.3) the address lines A0 to A15 and some strobes must be checked according to table 5-2. The signatures of the address lines must first be verified at the CPU (B3 on computer board), then after the address bus drivers (B4 and B5 on the computer board), and finally on the memory board. Any errors traced (shortcircuits, interruptions, defective components) must be eliminated before the strobes for the individual memory components can be checked. For this trouble-shooting use the remaining signatures of table 5-2.

Finally the content of each memory component can be checked. To this end remove all ROMs from the holders on the computer and memory boards except for the one to be measured. The signatures produced by each ROM at the data bus can be seen from table 5-3. Thus errors are easily localized (shortcircuits, line interruptions or defective components).

Note: Insert each ROM in its proper socket.

5.3.2.2 Checking the Entire Digital Section

5.3.2.2.1 Purpose

If the ROM content is in order, the digital sections of the total instrument and the RAM components can be checked in a second test phase by using a special test program (provided) in the ROMs.

During this test a certain test pattern is applied periodically to all output gates and RAM positions.

5.3.2.2.2 Preparation

a) Switch off ZPV.
   Connect BU4 to BU11 on the computer board such that contacts 1 and 2 of ST4 to ST11 are connected and connect BU17 on the computer board such that contacts 2 and 3 of ST17 are interconnected. Switch on ZPV.

b) Check START/STOP signal 2 at ST13.1 and ST13.2 with an oscilloscope.



c) Check clock signal 2 at ST13.3 with an oscilloscope.



d) Connect signature analyzer to ST13 and ST15.



e) Set signature analyzer to

START: ⌐_ STOP: _⌐ CLOCK: ⌐_

5.3.2.2.3 Trouble-shooting in the Digital Section

The running test program causes the indicator lamps to light so that each failure is clearly visible.

Furthermore, the signatures produced by this test program are indicated in the circuit diagrams of the computer-controlled subassemblies (e.g. computer board, memory board, front panel, D/A converter, IEC-bus interface, plug-in control board).

If an error occurs, trace back the signal path with the aid of the given signatures until the correct signature is measured. The error must then be near this point.